

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Addiese: COMMISSIONER FOR PATENTS P O Box 1450 Alexandra, Virginia 22313-1450 www.wepto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/573,527	03/24/2006	Kiyoshi Kato	0756-7660	5487
31780 ERIC ROBIN	7590 10/30/200 SON	8	EXAM	IINER
PMB 955			WOLDEGEORGIS, ERMIAS T	
21010 SOUTHBANK ST. POTOMAC FALLS, VA 20165			ART UNIT	PAPER NUMBER
			2893	
			MAIL DATE	DELIVERY MODE
			10/30/2008	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.	Applicant(s)			
10/573,527	KATO ET AL.			
Examiner	Art Unit			
ERMIAS WOLDEGEORGIS	2893			

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply	on the series eneet with the sen espendence dual ces
A SHORTENED STATUTORY PERIOD FOR REPLY IS WHICHEVER IS LONGER, FROM THE MALING DATE Extensions of time may be available under the provisions of 37 CFR 1.136(a) after SX (6) MONTHS from the mailing date of this communication. or with a property of the state of the communication of the state	OF THIS COMMUNICATION. In no event, however, may a repty be timely filed ply and will expire SIX (6) MONTHS from the mailing date of this communication, be the application to become ABANDONED (35 U.S.C. § 133).
Status	
1)☐ Responsive to communication(s) filed on 2a)☐ This action is FINAL . 2b)☒ This action	to to the first
3) Since this application is in condition for allowance closed in accordance with the practice under Expa	except for formal matters, prosecution as to the merits is
Disposition of Claims	
4) Claim(s) 1-16 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn fi 5) Claim(s) is/are allowed. 6) Claim(s) 1-16 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or ele	
Application Papers	
9) ☐ The specification is objected to by the Examiner. 10) ☑ The drawing(s) filed on 24 March 2006 is/are: a) ☑ Applicant may not request that any objection to the draw Replacement drawing sheet(s) including the correction in 11) ☐ The oath or declaration is objected to by the Exami	ving(s) be held in abeyance. See 37 CFR 1.85(a). s required if the drawing(s) is objected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119	
12)⊠ Acknowledgment is made of a claim for foreign pric a)⊠ All b)□ Some * c)□ None of: 1.⊠ Certified copies of the priority documents ha 2.□ Certified copies of the priority documents ha 3.□ Copies of the certified copies of the priority of application from the International Bureau (Pi * See the attached detailed Office action for a list of the	we been received. we been received in Application No documents have been received in this National Stage CT Rule 17.2(a)).
Attachment(s)	
1) Notice of References Cited (PTO-892)	4) Interview Summary (PTO-413)

- 3) X Information Disclosure Statement(s) (PTO/SE/08)
 - Paper No(s)/Mail Date 3/24/2006.

- 5) Notice of Informal Patent Application 6) Other: _____

Page 2

Application/Control Number: 10/573,527

Art Unit: 2893

DETAILED ACTION

1. Status of Claims:

Claims 1-16 are pending.

Claims 1-16 are examined.

2. Priority

Acknowledgment is made of applicant's claim for foreign priority under 35 U.S.C. 119(a)-(d).

3. Information Disclosure Statement

The information disclosure statement (IDS) filed on 3/24/2006 has been acknowledged and a signed copy of the PTO-1449 is attached herein.

4. Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filled in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filled in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

 Claims 1-16 are rejected under 35 U.S.C. 102(e) as being anticipated by Koyama et al. (PG PUB No. US. 2005/0174845 A1, hereinafter "Koyama").

Art Unit: 2893

In regards to claim 1, Koyama et al. (PG PUB No. US 2005/0174845 A1, hereinafter "Koyama") discloses (Figure 15) a memory device comprising a memory cell (memory element (N-type TFT)) formed over an insulating surface (3000), which includes a semiconductor film (3003) having two impurity regions (3014/3015, Par [0120]), a gate electrode (3007/3011), and two wirings (3026/3027) connected to the respective impurity regions (3014/3015, Par [0120]), wherein the semiconductor film (3003) interposed between the two wirings (3026/3027) of the memory cell (memory element (N-type TFT)) is altered by applying a voltage (Par [0085]) between the gate electrode (3007/3011) and at least one of the two wirings (3026/3027).

In regards to claim 2, Koyama discloses (Figure 15) the memory device (memory element (N-type TFT) comprises two or more gate electrodes (3007/3011).

In regards to claim 3, Koyama discloses (Figure 15) the semiconductor film (3003) is altered to an insulating state by applying a voltage (Par [0085]) between the gate electrode (3007/3011) and at least one of the two wirings (3026/3027).

In regards to claim 4, Koyama discloses (Figures 22A-23I) a memory device comprising a first memory cell (71) and a second memory cell (72) formed over an insulating surface (60/61), each of which includes a semiconductor film (57) having two impurity regions (65/68), a gate electrode (56), and two wirings (51) connected to the

Art Unit: 2893

respective impurity regions (65/68), wherein the first memory cell (71) comprises an initial state (this is inherently there at least one bit to tell whether data is stored or not); and the semiconductor film (57) interposed between the two wirings (51) of the second memory cell (72) is altered by applying a voltage (Par [0085]) between the gate electrode (56) and at least one of the two wirings (51).

In regards to claim 5, Koyama discloses (Figure 15) the memory device (memory element (N-type TFT)) comprises two or more gate electrodes (3007/3011).

In regards to claim 6, Koyama discloses (Figure 15) the semiconductor film (3003) is altered to an insulating state by applying a voltage (Par [0085]) between the gate electrode (3007/3011) and at least one of the two wirings (3026/3027).

In regards to claim 7, Koyama discloses (Figure 15) a memory device comprising a memory cell (memory element (N-type TFT) formed over an insulating surface (3000), which includes a semiconductor film (3003) having one or two impurity regions (3014/3015), an electrode (3007/3011), and two wirings (3026/3027) connected to the respective impurity regions (3014/3015), wherein the semiconductor film (3003) interposed between the two wirings (3026/3027) of the memory cell (memory element (N-type TFT)) is altered by applying a voltage (Par [0019]) between the electrode (3007/3011) and at least one of the two wirings (3026/3027).

Art Unit: 2893

In regards to claim 8, Koyama discloses (Figure 15) the electrode (3007/3011) is interposed between the two wirings (3026/3027).

n regards to claim 9, Koyama discloses (Figure 15) the memory device (memory element (N-type TFT)) comprises two or more electrodes (3007/3011).

In regards to claim 10, Koyama discloses (Figure 15) the semiconductor film (3003) is altered to an insulating state by applying a voltage (Par [0019]) between the gate electrode (3007/3011) and at least one of the two wirings (3026/3027).

In regards to claim 11, Koyama discloses (Figure 22A-23I) a memory device comprising a first memory cell (71) and a second memory cell (72) formed over an insulating surface (60/61), each of which includes a semiconductor film (57) having one or two impurity regions (65/68), an electrode (56), and two wirings (51) connected to the respective impurity regions (65/68), where in the first memory cell (71) has an initial state (this is inherently there at least one bit to tell whether data is stored or not); and the semiconductor film (57) interposed between the two wirings (51) of the second memory cell (72) is altered by applying a voltage (Par [0085]) between the electrode (56) and at least one of the two wirings (51).

In regards to claim 12, Koyama discloses (Figures 22A-23I) the electrode (56) is

Art Unit: 2893

interposed between the two wirings (51).

In regards to claim 13, Koyama discloses (Figures 22A-23I) the memory device (memory 74) comprises two or more electrodes (56).

In regards to claim 14, Koyama discloses (Figures 22A-23I) the semiconductor film (57) is altered to an insulating state by applying a voltage (Par [0019]) between the gate electrode (56) and at least one of the two wirings (51).

In regards to claim 15, Koyama discloses (Figures 22A-23I) a manufacturing method of a memory device, comprising the steps of: forming an island shape semiconductor film (Par [0160]) over an insulating surface (60/61); forming a gate insulating film (Par [0168]) over the island shape semiconductor film (57); forming a gate electrode (Par [0169]) over the gate insulating film (58); doping an N-type impurity element (Par [0120] and Par [0180]) with the gate electrode used as a mask (an N-type impurity element 78 (typically P or As) is doped at a high concentration with the gate electrode 56 and the sidewall 76 used as a mask Par [0180]), thereby forming an N-type high concentration impurity region (78) in the island shape semiconductor film (57); forming an interlayer film (Par [0153]) over the gate insulating film (58) and the gate electrode (56); forming a contact hole (Par [0185]) in the interlayer film (53) and a wiring (51) connected to the high concentration impurity region (78), thereby forming a memory cell (memory 74), and applying a voltage between the gate electrode and the

Art Unit: 2893

wiring of the memory cell, thereby altering a channel region of the island shape semiconductor film to an insulating state (Par [0085]).

In regards to claim 16, Koyama discloses (Figures 22A-23I) the memory device (memory 74) comprises two or more gate electrodes (56).

6. Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to ERMIAS WOLDEGEORGIS whose telephone number is (571)270-5350. The examiner can normally be reached on Monday through Friday 8:30 AM to 6:00 PM E.S.T..

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Daveinne Monbleau can be reached on 571-272-1945. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/573,527 Page 8

Art Unit: 2893

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/ERMIAS WOLDEGEORGIS/ Examiner, Art Unit 2893

> /A. Sefer/ Primary Examiner Art Unit 2893